Can BIOS Updates Solve Inter-Core Latency Issues in AMD’s Strix Point APUs?

One of the pressing issues for AMD’s Strix Point APUs has been the high inter-core latency, particularly notable between Zen 5 and Zen 5c cores, which clocked in at over 170 nanoseconds. This significant delay severely impacted multi-threaded performance in high-end CPUs like the Ryzen 9000 series and Ryzen AI 9 processors. Such high latency became even more pronounced in CPUs equipped with dual Compute Core Die (CCD) configurations, resulting in substantial setbacks for tasks requiring intense core coordination.

This latency issue has not gone unnoticed by industry leaders ASUS and AMD, who are now collaborating on a resolution. A newly proposed BIOS update for Strix Point APUs aims to drastically cut down the inter-core latency to around 60-70 nanoseconds—a remarkable improvement that mirrors the latency reduction strategy already implemented for desktop Ryzen 9000 processors. This significant enhancement is predominantly attributed to the optimized complex die design of Zen 5 chips, a critical factor that has previously hindered efficient communication between cores.

The initial batch of devices poised to benefit from this crucial patch includes ASUS laptops, particularly the ASUS TUF Gaming Air 2024 models, equipped with BIOS version 312 or higher. These improvements, however, are not restricted to a single model and are expected to extend to other ASUS laptops and devices from various manufacturers in the near future. While the latency between different Zen 5 core clusters might still be somewhat higher compared to intra-cluster communication, the overall performance boost promises a noticeable difference in multi-core reliant workloads.

The positive implications of reducing inter-core latency in Strix Point APUs are substantial. With ASUS and AMD taking proactive measures, the enhanced inter-core latency translates to elevated processing speeds for core-heavy tasks. This adjustment aligns with a broader industry tendency to address performance bottlenecks in high-core count CPUs via BIOS optimizations. The success of this latency reduction highlights significant collaboration and an agile response to performance challenges within AMD’s latest processor architectures, ensuring a more seamless and effective computing experience for users.

Explore more

Overtightened Shroud Screws Can Kill ASUS Strix RTX 3090

Bairon McAdams sits down with Dominic Jainy to unpack a quiet killer on certain RTX 3090 boards: shroud screws placed perilously close to live traces. We explore how pressure turns into shorts, why routine pad swaps go sideways, and the exact checks that catch trouble early. Dominic walks through a real save that needed three driver MOSFETs, a phase controller,

What Will It Take to Approve UK Data Centers Faster?

Market Context and Purpose Planning clocks keep ticking while high-density servers sit idle in land-constrained corridors, and the UK’s data center pipeline risks extended delays unless communities see tangible benefits and grid-secure designs from day one. The sector sits at a decisive moment: AI workloads are rising, but planning timelines, energy costs, and environmental scrutiny are shaping where and how

Trend Analysis: Finland Data Center Expansion

Finland is quietly orchestrating a nationwide data center push that braids prime land, rigorous planning, and energy-first design into a scalable roadmap for hyperscale, AI, and high-availability compute. Demand for low-latency capacity and renewable-backed power is stretching traditional Western European hubs, and Finland is moving to fill the gap with coordinated projects across the capital ring, the southeast interior, and

How to Speed U.S. Data Center Permits: Timelines and Tactics

Demand for compute has outpaced the speed of approvals, and the gap between a business case and a ribbon‑cutting is now defined as much by permits as by transformers, switchgear, and network links, making permitting strategy a board‑level issue rather than a late‑stage paperwork chore. Across major markets, timing risk increasingly shapes site selection, financing milestones, and equipment reservations, because

Solana Tests $90 Breakout as Pepeto Presale Surges

Traders tracking compressed volatility on leading networks have watched Solana coil into one of its tightest multi-week ranges of the year just as a buzzy presale called Pepeto accelerated fund-raising, a juxtaposition that sharpened a familiar choice between disciplined setups with defined levels and speculative events that promise larger multiples but carry steeper execution risk. The tension is not only